Abstract-This paper presents a novel voltage mode Balanced Ternary Adder (BTA), implemented with Recharged SemiFloating Gate Devices. By using balanced ternary notation, it possible to take advantage of carry free addition, which is exploited in designing a fast adder cell. The circuit operates at 1 GHz clock frequency. The supply voltage is only 1.0 Volt. The circuit is simulated by using Cadence R Analog Design Environment, with CMOS090 process parameters, a 90nm General Purpose Bulk CMOS Process from STMicroelectronics with 7 metal layers. All the capacitors are metal plate capacitors, based on vertical coupling capacitance between stacked metal plates.
I. INTRODUCTION
Humans count by tens, machines count by twos, this sums up the way we do arithmetic today. However, there are countless other ways to count. This paper will present a ternary adder which uses base 3 representation. 'Ternary numbering systems is the most efficient of all integer bases' as Brian Hayes claims in his article Third Base [1] . Ternary number systems use number representation with radix=3, compared with binary, which uses radix=2. Another way of representing a ternary number is by using a balanced ternary notation. 'Perhaps the prettiest number system of all' as Donald Knuth said in his book, The Art of Computer Programming [2] . In the balanced ternary the digits are also powers of 3, as in ordinary ternary numbers, but they are 'balanced' since they are symmetrical about zero. Another approach by using ternary logic in fast adder design, is presented by Rajashekhara et.al. [3] A given example of a balanced ternary number is the decimal number 23. It is written in balanced ternary notation as: 1011. This numeral is interpreted as:
The balanced ternary number system has also some nice properties: a) Negation is easy, change 1 with 1, and vica versa. If we use the example -23, the result will be 1011 in balanced ternary notation. b) The sign of a number is given by its most significant nonzero 'trit 1 ' c) The operation of rounding to the nearest integer is identical to truncation. 1 One trit has 3 values, the values are (-1, 0, 1), it is analogous to bit in the binary world (0 , 1). d) Addition and subtraction are essentially the same operation: just negate one number, and afterwards do an adding operation.
The multiple-input Floating-Gate (FG) transistors can be used to simplify the design of multiple-valued logic [4] . The initial charge on the floating-gates may vary significantly and therefore impose a very severe inaccuracy, unless we do apply some form of initialization. Research on floating-gate reset strategies have been presented by Kotani et.al. [5] , and by Berg et.al. [6] .
Floating-Gate (FG) circuits need to be initialized, either once initially or frequently. The once and for all initialization is synonymous with programming. By recharging the FG frequently we avoid problems with any leakage currents and random or undesired disturbance of the floating-gate charges, and we convert the non-volatile floating gates to Semi Floating-Gates (SFG) [6] . The reset or recharged scheme may be used to overcome some problems associated with the floating-gate circuit design. The recharged condition is different than the reset in clocked-Neuron-MOS logic proposed by Kotani et.al. [5] .
When reseting or recharging a gate the inputs are recharged simultaneously and are not set to a reference voltage. While recharging, the gates are short-circuited using a local recharge switch (+Clk), the output and the semi floating-gate on the input is forced to V dd /2, see figure 1.
The recharged scheme is similar to biasing of single-ended auto-zeroing comparators, which have been used in highspeed flash AD converters. The main purpose of the recharged scheme is to initialize or recharge the semi-floating-gates to an equilibrium state which can be utilized to yield fast binary and multiple-valued signal processing. In addition we may reduce the effect of mismatches, especially transistor mismatches, and power supply noise. The recharged scheme provides a simple, fast and accurate recharge to the equilibrium state for all gates regardless of logical depth. We use the term Recharged Logic (RL) or Recharged Semi-Floating Gate Logic (RSFGL) for the circuits presented in this paper [7] . The SFG circuits are recharged to the initial equilibrium state, namely V dd /2. This paper will present a novel carry free Balanced Ternary Adder (BTA) using Recharged Semi-Floating Gate (RSFG) devices. The truth table of the presented adder is shown in table I. Section II will briefly cover some of the building blocks used in Recharged Semi-Floating Gate design. In section III we will look closer to the realization of the voltage mode Balanced Ternary Adder (BTA). A Recharged Semi-Floating Gate (RSFG) inverter is shown in figure 1 . The RSFG inverter act just like a ordinary inverter, except that it has a local feedback switch (+Clk) connected between the input gates and the output. By equalizing the βs we obtain an equilibrium state when the recharged signal is 1, and the output and the gate are driven towards V dd /2. The recharge frequency is twice the frequency of the input signal.
B. The Recharged Semi-Floating Gate (RSFG) Ternary Inverter
The Recharge Semi-Floating Gate (RSFG) MVL-Inverter [8] in figure 2 is an important application. This is a key element in Multi-Valued Logic [6] . A MVL inverter, also called an analog inverter, is an inverter with a negative feedback mechanism, C f [9] . The voltage gain of this circuit is A v = ΔVout ΔVin = −1. The transfer characteristic of the analog inverter is given by equation1. 
C. The Auto-Zero Circuit (AZC)
The input stages needs an Auto-Zero Circuit (AZC) as shown in figure 3 . An Auto-Zero circuit can be seen as a signal converter which converts an input signal to a valid recharge signal [10] . The recharge frequency is twice the frequency of the input signal. The AZC has two Pass-Gate Circuits, clocked 
A. The Pre-Adder stage
The Pre-Adder stage is a simple adder. The Pre-Adder adds the two input signals X and Y electrically, using a two-input MVL inverter. The Pre-Adder stage consists of capacitors C7, C8, C9, C10, C11 and Inverter i3 and i6. Inverter i3 is a two inputs MVL inverter. Input signal X is connected to C7 and the Y signal is connected to C8. The two input signals will be added together and inverted. The output signal from i3 has to be amplified and inverted. This is done by the ternary inverter i6, the ternary output signal from the Pre-Adder stage is shown in figure 5 . The output signal of the Pre-Adder is not correct. When both X and Y is high (1) or when both X and Y are low (1), the signal has to be inverted to generate a correct SUM 0 signal which correspond to the truth table I.
B. The Carry detect stage
The Carry detect stage will either detect when both X and Y is high or both X and Y is low. Furthermore this will generate a Binary high-or low-Carry signal. The Carry detect stage consists of C1, C2, C3, C4, C5, C6 and four inverters i1, i2, i4 and i5. The main idea is to use the threshold elements i1 and i2, a three input FG inverter, to detect the carry signal. To detect carry high, the three input FG inverter i1 is used. The Auto-Zeroed X is connected to C3, Auto-Zeroed Y is connected to C2. C1 is connected to a Auto-Zeroed gnd signal. If both X and Y is high, the inverter i1 will set the output Low, else the output will be determined by the Auto-Zeroed gnd signal, and the output of i1 will be set high. The output will only be set low if both X and Y is High. The logic levels of X and Y, if they are high is = 900mV . The gnd signal is 0 V. Since all of the inputs have the same weight, (C1=C2=C3) hence it will be set low only when both X and Y are 1. Carry low detection is done in the same manner, except if both X and Y are low, the output of inverter i2 is set high, else the output is set low. As figure 4 shows C4 is connected to the Auto-Zeroed V dd and all of the input capacitors has the same weight (C4=C5=C6). The logic levels of X and Y low (1) are 100mV and V dd = 1.0V , hence both X and Y have to be low to set inverter i2 high. Inverter i4 and i5 equalize and inverts the signal, the output of the Carry detect stage, C-LOW and C-HIGH is shown in figure 5 . Inverter i7 is a binary to ternary converter. It makes a summation of C-LOW and C-HIGH. The output signal SUM-CARRY in figure 5 is a ternary representation of the Carry signals.
C. The output stages 1) SUM 1: To generate the SUM 1 signal we only need a ternary inversion of the SUM-CARRY signal, this is done by the ternary inverter i9.
2) SUM 0: To generate SUM 0 we need to invert the PRE-ADDER output signal either when both X and Y are low or high at the same time. This is achieved by the two input MVL inverter i8. C14 has to be twice the value of C15 to achieve this. The output of i8 is the inverted SUM 0 signal, this is why the output has to be inverted in inverter i10, which generate the correct SUM 0 signal shown in figure 5 . Furthermore this correspond with the truth table I. Figure 6 shows an example of a two trits adder, using the Balanced Ternary Adder blocks.
D. The subtraction circuit
To make a balanced Ternary Subtraction Circuit either X or Y need to be inverted as shown in figure 7 . Y is inverted using the RSFG Ternary Inverter shown in figure 2 . This application generates the balanced ternary subtraction, X − Y .
IV. CONCLUSIONS
In this paper a novel Balanced Ternary Adder (BTA) has been presented. A subtraction circuit using the BTA, can easily be made by a ternary inversion of one of the input signals. It offers carry free addition, and this adder can be used as a building block in designing a fast multiplier circuit. It operates at a clock frequency at 1 GHz. The supply voltage is only 1.0 Volt. 
